REMARKS

In the Office Action the Examiner rejected claims 1, 4, 6, and 8-15 under 35. U.S.C. 102 as being anticipated and under 35 U.S.C. 103 as being obvious. Claims 1, 4, 6, and 8-15 remain in the application.

The Examiner's rejection for anticipation in the first instance was based on Wieberneit which is dealing with the issue of dealing with asynchronous inputs. Wieberneit teaches an input circuit and a latch for addressing this. The Examiner pointed out that there is a time, based on a delay through inverter S1 of FIG. 3, that the inputs to the input circuit are at the same logic state. This same logic state, however, is not a predetermined logic state but is rather dependent on the logic state of signal I3. When signal I3 transitions from a logic low to a logic high, both inputs to the input circuit are temporarily at a logic high due to the delay through inverter S1. Upon completing the inverting function, S1 provides a logic low output as the input to the input circuit so that the inputs to the input circuit are complementary. For the opposite transition, signal I3 transitioning from a logic high to a logic low, the inputs to the input circuit are temporarily at a logic low. Upon completing the inverting function, S1 provides a logic high as the input to the input circuit so that the inputs to the input circuit are complementary. Claim 1, however, states, "providing both the first and second input signals at a predetermined one of the complementary logic states during the second clock state." Thus Wieberneit does not teach or suggest the claimed "predetermined one." Similarly, Lin teaches that the same logic state is not predetermined but is instead based on the state of the data. Accordingly, applicants submit that neither Lin nor Wieberneit anticipate applicants' claims.

The Examiner viewed applicants' claims as obvious because what the applicants pointed out as benefits of applicants' invention would be understood to be beneficial by one of ordinary skill in the art. Applicants do not agree that that is a basis for obviousness. Assuming arguendo that one of ordinary skill in the art would recognize that applicants' invention as claimed has benefits, applicants cannot agree that that is a basis for obviousness.

The Office Action contains numerous statements characterizing the claims, the specification, and the prior art. Regardless of whether such statements are addressed by Applicant, Applicant refuses to subscribe to any of these statements, unless expressly indicated by Applicant.

No amendment made was related to the statutory requirements of patentability unless expressly stated herein. No amendment made was for the purpose of narrowing the scope of any claim, unless Applicant has argued herein that such amendment was made to distinguish over a particular reference or combination of references.

Applicants believe the application is in condition for allowance which action is respectfully solicited. Please contact the below-signed if there are any issues regarding this communication or otherwise concerning the current application.

Respectfully submitted,

SEND CORRESPONDENCE TO:

Freescale Semiconductor, Inc. Law Department

Customer Number: 23125

James L. Clingan, Jr.

Fax No.:

Attorney of Record Reg. No.: 30,163

Reg. No.: 30,163 Telephone: (512) 996-6839

(512) 996-6854